

claim 10

PAT-NO: JP363215226A
DOCUMENT-IDENTIFIER: JP 63215226 A
TITLE: SEQUENTIAL DECODER
PUBN-DATE: September 7, 1988

INVENTOR-INFORMATION:
NAME
TAJIMA, MASATO

ASSIGNEE-INFORMATION:
NAME TOSHIBA CORP
COUNTRY
N/A

APPL-NO: JP62049465
APPL-DATE: March 4, 1987

INT-CL (IPC): H03M013/00

US-CL-CURRENT: 714/758

ABSTRACT:

PURPOSE: To reduce the number of processing steps, and to improve the processing speed by constituting the titled decoder of a syndrome forming device, a buffer memory inputting and preserving a syndrome series and preserving and outputting an error series, a sequential decoding arithmetic circuit, and a correcting circuit correcting a data corresponding to an information symbol in a received data.

CONSTITUTION: The syndrome forming device 101 generates a corresponding syndrome series $S_{\langle SB \rangle k}$ based on a received series and

stores it in a
buffer memory 102. Moreover, a sequential decoding
arithmetic circuit 103 has
a state trellis corresponding to the syndrome forming
device in its inside to
transit the state of trellis based on the syndrome series
 $S \langle SB \rangle k \langle /SB \rangle$ fetched
from a buffer memory 102. Then the decoding arithmetic
operation is executed
and the error series obtained is written in the buffer
memory 102. An error
series corresponding to the information symbol in the
decoded series written in
the buffer memory 102 is used to allow a correction circuit
104 to correct a
data corresponding to an information symbol among the
received data, thereby
generating a final decoded data.

COPYRIGHT: (C)1988, JPO&Japio